

66/60/60

JC672 U.S. PTO

UTILITY PATENT  
APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney  
Docket No.

950637B

Total Pages

First Named Inventor or Application Identifier

T. AKAMATSU et al

Express Mail Label No.

PAGE 1 OF 3

Check Box, if applicable [ ] Duplicate

APPLICATION ELEMENTS FOR:

INTEGRATED ELECTRONIC DEVICE HAVING FLIP-CHIP  
CONNECTION WITH CIRCUIT BOARD AND  
FABRICATION METHOD THEREOF

ADDRESS TO: Assistant Commissioner for Patents  
BOX PATENT APPLICATIONS  
Washington, D.C. 20231

1. ☒ Fee Transmittal Form (Incorporated within this form)  
(Submit an original and a duplicate for fee processing)
- ☒ Specification Total Pages [24]
- ☒ Drawing(s) (35 USC 113) Total Sheets [6]
- ☒ Oath or Declaration Total Pages [2]
- a. ☐ Newly executed (original or copy)
- b. ☒ Copy from prior application (37 CFR 1.63(d) (for continuation/divisional with Box 17 completed).
- i. ☐ Deletion of Inventor(s)  
Signed statement attached deleting inventor(s) named in prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
- ☒ Incorporation by reference (usable if box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Microfiche Computer Program (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement Verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet and document(s))
9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) ☐ Power of Attorney

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney  
Docket No.

950637B

First Named Inventor or Application Identifier

T. Akamatsu et al

PAGE 2 OF 3

10. ☐ English translation Document (if applicable)
11. ☒ Information Disclosure Statement ☐ Copies of IDS Citations
12. ☒ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
14. ☐ Small Entity Statement(s) ☐ Statement filed in prior application  
Status still proper and desired.
15. ☒ Claim for Convention Priority ☐ Certified copy of Priority Document(s)
- a. Priority of Japanese application no. 6-168385 filed on July 20, 1994, is claimed under 35 USC 119. The certified copy has been filed in prior application Serial No. 08/504,080. (For Continuing Applications, if applicable).
16. ☐ Other \_\_\_\_\_
17. ☒ If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:
- ☐ Continuation ☒ Division ☐ Continuation-in-part (CIP) of prior application no. 08/769,529
- a. ☒ Please amend the specification by inserting after the title: --This application is a division of prior application Serial No. 08/769,529, filed December 19, 1996, which is a division of application Serial No. 08/504,080, U.S. Patent No. 5,611,481.--
- b. ☒ Cancel in this application original claims 1-16 and 22-24 of the prior application before calculating the filing fee.

FEE TRANSMITTAL	Number Filed	Number Extra	Rate	Basic Fee
The filing fee is calculated below				\$760.00
Total Claims	17 - 20	0	x \$18.00	0.00
Independent Claims	3 - 3	0	x \$78.00	0.00
Multiple Dependent Claims			\$270.00	0.00
Basic Filing Fee				\$760.00
Reduction by 1/2 for small entity				0.00
Fee for recording enclosed Assignment			\$40.00	0.00
TOTAL				760.00

UTILITY PATENT  
APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney Docket No.

950637B

First Named Inventor or Application Identifier

T. Akamatsu et al

PAGE 3 OF 3

☒ A check in the amount of \$760.00 is enclosed to cover the filing fee.

☐ Please charge our Deposit Account No. **01-2340** in the total amount of \_ to cover the filing fee and the \_ assignment recordation fee. A duplicate of this sheet is attached.

☒ The Commissioner is hereby authorized to charge payment for any additional filing fees required under 37 CFR 1.16 or credit any overpayment to Deposit Account No. **01-2340**. A duplicate of this sheet is attached.

18. CORRESPONDENCE ADDRESS

ARMSTRONG, WESTERMAN, HATTORI  
McLELAND & NAUGHTON  
1725 K Street, N.W. Suite 1000  
Washington, D.C. 20006  
Telephone: (202) 659-2930  
Facsimile: (202) 887-0357

SUBMITTED BY

Typed or Printed Name Stephen G. Adrian

Reg. No. 32,878

Signature

Date: September 9, 1999

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: AKAMATSU et al.

**PATENT APPLICATION**

Serial Number: Div. of S.N. 08/769,529

Group Art Unit: Unassigned

Filed: Herewith

Examiner: Unassigned

For: INTEGRATED ELECTRONIC DEVICE HAVING FLIP-CHIP CONNECTION WITH  
CIRCUIT BOARD AND FABRICATION METHOD THEREOF

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents

Washington, D.C. 20231

September 9, 1999

Sir:

Prior to examination on the merits, please amend the above-identified application as follows:

IN THE SPECIFICATION:

Please amend the specification as follows:

Page 1, line 20, change "a adhesive" to --an adhesive--.

Page 6, line 19, change "a adhesive" to --an adhesive--;

line 25, after "metal." insert --Titanium, chromium or alloys of aluminum, chromium or titanium are other suitable materials for electrode pad 2.--.

Page 9, line 2, after "in" insert -the--.

Page 10, last line, change "an" to --a--.

Page 11, line 4, before "preferred" insert --the--.

Page 12, line 9, after "by" insert --a--;

line 11, delete "from".

Page 15, last line, after “(Sn),” insert --silver (Ag),--.

**IN THE CLAIMS:**

Please cancel claims 1-16 and 22-24 without prejudice or disclaimer.

Please add new claims 25-36 as follows:

--25. A method for fabricating an integrated electronic device according to claim 17, wherein the first substrate is a semiconductor chip and the second substrate is a circuit board.

26. A method for fabricating an integrated electronic device according to claim 21, wherein the first substrate is a semiconductor chip and the second substrate is a circuit board.

27. An integrated electronic device comprising:

a first substrate having a first electrode formed on a first surface of the first substrate;

a second substrate having a second electrode formed on a first surface of the second substrate, the second substrate opposing to the first substrate so that the second electrode is aligned to the first electrode; and

an electronic connection connecting the first electrode with the second electrode, the electronic connection consisting of first, second and third solder regions arranged in series between the first and second electrodes such that the first region is electrically connected with the first electrode and the second region while the third region is electrically connected with the second electrode and the second region.

28. The integrated electronic device according to claim 27, wherein the three solder regions are characterized by three respective melting temperatures.

29. The integrated electronic device according to claim 27, wherein each of the solder

regions has a respective solder composition.

30. The integrated electronic device according to claim 27, wherein the first solder region has a trapezoidal shape tapering down to the second region.

31. The integrated electronic device according to claim 28, wherein the second solder region has a melting temperature lower than both melting temperatures of the first and third solder regions.

32. The integrated electronic device according to claim 29, wherein the second solder region is made of an eutectic alloy consisting of solder metal components of the first and third solder regions.

33. The integrated electronic device according to claim 27, wherein at least one of the first and third electrodes has a repellent tendency against molten solder.

34. The integrated electronic device according to claim 27, wherein at least one of the first and third electrodes has an adhesive tendency to molten solder.

35. The integrated electronic device according to claim 28, wherein an operating temperature of the integrated electronic device is higher than a melting temperature of the second solder region, and lower than both melting temperatures of the first and third solder regions.

36. An integrated electronic device comprising:

a first substrate having a first electrode formed on a first surface of the first substrate;

a second substrate having a second electrode formed on a first surface of the second substrate, the second substrate opposing to the first substrate such that the second electrode is aligned to the first electrode; and

an electronic connection connecting the first electrode with the second electrode,

the electronic connection having a solder portion therein through which a whole electric current flowing through the electronic connection flows, wherein a melting temperature of the solder portion is lower than an operating temperature of the integrated electronic device and higher than a room temperature.--

**REMARKS**


Claims 17-21 and 25-36 are pending. The above-amendments are made to place the application in better condition for examination.

Prompt and favorable action on the merits is earnestly solicited.

In the event that this paper is not timely filed, applicants respectfully petition for an appropriate extension of time. The fee for such an extension or any other fees which may be due with respect to this paper, may be charged to Deposit Account No. **01-2340**.

Respectfully submitted,

ARMSTRONG, WESTERMAN, HATTORI,  
MCLELAND & NAUGHTON

  
Stephen G. Adrian  
Reg. No. 32,878

Attorney Docket No. 950637B  
Suite 1000, 1725 K Street  
Washington, D.C. 20006  
Tel: (202) 659-2930  
Fax: (202) 887-0357  
SGA/rlr

INTEGRATED ELECTRONIC DEVICE HAVING FLIP-CHIP CONNECTION  
WITH CIRCUIT BOARD AND FABRICATION METHOD THEREOF

FIELD OF INVENTION

The present invention relates to an integrated electronic device and a fabrication method thereof, more particularly to the integrated electronic device having an electric connection for connecting a semiconductor chip with a circuit board and fabrication method thereof.

DESCRIPTION OF THE PRIOR ART

For higher integration of semiconductor chips on a circuit board, a flip-chip method has been developed which enables bare semiconductor chips to be mounted directly on a circuit board by connecting each of electrodes between the semiconductor chips and the circuit board using soldering metal. However, a drawback on a soldering metal connection is a fact that a surface of an aluminium interconnection layer, widely used in LSI circuit, has repellency against melt of soldering metal, which is often called a wettability problem. It could be avoided by coating the aluminium surface by a metal having an adhesive tendency to soldering metal, but it eventually makes the fabricating steps more complex. Another unfavorable effect of a soldering metal connection is that as shown in FIG. 7, a rigid connection between electrodes 32, 34 by soldering metal 33 often results in a crack 36 due to a repetitive



local stress concentration caused by discrepancy in thermal expansion coefficient between a semiconductor chip and a circuit board. To avoid these foregoing problems, as shown in FIG. 8A, a bump 55 containing dispersed liquid metal particles 53 of indium-gallium in flux vehicle 54 for a liquid connection on a gold electrode 52 has been proposed, however, surface tension of the liquid metal 53 against gold surface is still so high that the liquid metal often makes itself droplets 53 on the gold electrode 52 after heating process as shown in FIG. 8B.

#### SUMMARY OF INVENTION

It is an object of the present invention to provide a method for fabricating an integrated electronic device having a soldering metal connection between a semiconductor chip and a circuit board free from the wettability problem on the soldering metal connection to an electrode of the semiconductor chip.

It is another object of the present invention to provide a method for fabricating an integrated electronic device having a soldering metal connection between a semiconductor chip and a circuit board free from disconnection failures caused by thermal stress.

It is a further object of the present invention to provide an integrated electronic device having a soldering metal connection between a semiconductor chip and a circuit board free from the wettability problem on the soldering

metal connection to an electrode of the semiconductor chip.

It is a still further object of the present invention to provide an integrated electronic device having a soldering metal connection between a semiconductor chip and a circuit board free from disconnection failures caused by thermal stress.

One aspect of the present invention is a method for fabricating an integrated electronic device having an electric connection between a first electrode of a semiconductor chip and a second electrode of a circuit board comprising the steps of:

forming a first bump made of a first metal component on the first electrode, a surface of the first electrode having repellency against melt of the first metal component;

forming a second bump made of a second metal component on the second electrode opposite to the first bump in a position; and

forming a connection part made of an eutectic alloy consisting of the first metal component and the second metal component between the first bump and the second bump so as to make an electric connection between the first electrode and the second electrode.

Another aspect of the present invention is a method for fabricating an integrated electronic device having an electric connection connecting a first electrode of a first substrate with a second electrode of a second substrate,

both surfaces of the first and second electrodes having an adhesive tendency to molten metal, the method comprising the steps of:

forming a metal bump on the surface of the first electrode, the metal bump being made of a soldering metal alloy consisting of a solid phase component and a liquid phase component at an operating temperature; and

forming an electric connection between the first electrode and the second electrode by heating the soldering metal alloy so as to adhere to the surface of the second electrode.

Still another aspect of the present invention is a method for fabricating an integrated electronic device having an electric connection between a first electrode of a first substrate and a second electrode of a second substrate comprising the steps of:

forming a first metal layer on a surface of a first electrode on a first substrate, the first metal layer capable of composing an eutectic alloy with gallium (Ga);

forming a bump of Ga-rosin mixture on the first metal layer selectively ; and

forming the electric connection between the first electrode and the second electrode by heating the bump of Ga-rosin mixture maintaining the bump of the Ga-rosin mixture in contact with the second electrode to react gallium in the Ga-rosin mixture with the first metal layer into the alloy capable to adhere to the first and second

electrodes.

The technique according to the present invention can be applied to an electro-mechanical device such as a saw-tooth device or an optoelectronic device as well as a multi-chip semiconductor module having a multi-layered circuit board.

#### BRIEF DESCRIPTION OF DRAWINGS

Preferred embodiments of the invention are described with reference to the accompanying drawings, in which:

FIG.1A is a diagrammatic section view of a pair of soldering metal bumps on a chip and a circuit board before connecting to each other related to the first embodiment.

FIG.1B is a diagrammatic section view of a pair of soldering metal bumps on a chip and a circuit board after connecting to each other related to the first embodiment.

FIG.2A is a diagrammatic section view of a pair of soldering metal bumps on a chip and a circuit board before connecting to each other related to the second embodiment.

FIG.2B is a diagrammatic section view of a pair of soldering metal bumps on a chip and a circuit board after connecting to each other related to the second embodiment.

FIG.3 is a diagrammatic section view of a solid-liquid soldering metal connection between a chip and a circuit board related to the third embodiment.

FIGS.4A-4E are diagrammatic section views of an eutectic alloy connection between a chip and a circuit board in various processing steps related to the first

embodiment.

FIGS.5A-5E are diagrammatic section views of a solid-liquid soldering metal connection between a chip and a circuit board in various processing steps related to the third embodiment.

FIGS.6A-6F are diagrammatic section views of a liquid metal connection between a chip and a circuit board in various processing steps related to the fourth embodiment.

FIG.7 is a diagrammatic section view of a rigid soldering metal connection having a crack between a chip and a circuit board in the prior art.

FIG.8A is a diagrammatic section view of a bump containing dispersed liquid metal particles of gallium-indium in a flux vehicle for a liquid metal connection on a gold electrode in the prior art.

FIG.8B is a diagrammatic section view of liquid metal droplets left on the gold electrode after heating process in the prior art.

TABLE 1 is examples setting forth combination of the first and second bump metals and their connection temperatures.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to FIG. 1A, a semiconductor chip 1 has an electrode pad 2 of aluminium which has repellency against molten metal. The first soldering metal bump 3 made of the first metal component is formed on the electrode pad 2,

while a circuit board 6 has an electrode pad 5 of copper which has adhesive tendency to molten metal. The second soldering metal bump 4 made of the second metal component is formed on the electrode pad 5. These metal components are capable to compose an eutectic alloy having a specific compound ratio, and that a melting temperature of the first metal component is higher than a contact temperature of the second metal component. The contact temperature is a process temperature to form an alloy between two metal components.

Referring to FIG. 1B, a connection part made of an eutectic alloy consisting of the first metal component and the second metal component is formed between the first soldering metal bump and the second soldering metal bump by heating the both soldering metal bumps at a temperature lower than the melting temperature of the first metal component to maintain the first soldering metal bump in a solid phase at an interface with the aluminium electrode and then cooling down to solidify both of the bumps before the eutectic reaction reaches the aluminium electrode pad 2, in order to prevent the aluminium electrode pad from repelling the first soldering metal bump.

Referring to FIG. 2A, a semiconductor chip 1 has an electrode pad 2 of aluminium has repellency against molten metal. The first soldering metal bump 3A is formed on the electrode pad 2 in a trapezoidal shape by deposition technique using a mask having an opening with the same

pattern as the first electrode pad, while a circuit board 6 has an electrode pad 5 of copper has adhesive tendency to molten metal. The second soldering metal bump 4A is formed on the electrode pad 5. A melting temperature of the first soldering metal bump is higher than that of the second soldering metal bump.

Referring to FIG. 2B, electric connection between the electrode pad 2 and the electrode pad 5 is made by heating the both soldering metal bumps in contact to each other at a temperature lower than the melting temperature of the first metal bump to melt the second soldering metal bump 4A without melting the first soldering metal bump 3A and then cooling down to solidify the second soldering metal bump. The soldering metal is not limited to an eutectic alloy in this embodiment. Preferred mixing ratios for the first and second soldering metal bumps are Pb-5%(wt) Sn and Pb-65%(wt) Sn in weight, respectively. The melting temperatures of the first and second metal bumps are 315°C for Pb-5%(wt) Sn and 185 °C for Pb-65%(wt) Sn, respectively. In this particular example, a preferred processing temperature to melt the second soldering metal bump is 200-230°C. Since the first soldering metal bump is not melted in this process, the trapezoidal shape on the electrode pad 2 is maintained after the electric connection is accomplished.

The electric connection implemented in the first and second embodiments described above does not have

disconnection failure due to repellency of molten soldering metal by the electrode surface in fabrication process. That reduces electric resistance and increases mechanical strength of the connection.

Referring to FIG. 3, an electrode 2A on a semiconductor chip 1 and an electrode 5 on a circuit board 6 are connected to each other by solid-liquid soldering metal 8. The surfaces of both electrodes have adhesive tendency to molten soldering metal. The solid-liquid soldering metal 8 consists of a solid phase component 10 and a liquid phase component 9 at an operating temperature. The operating temperature is a temperature of an integrated electronic device when the device is active in a normal condition. The eutectic reaction will take place in the solid-liquid soldering metal, where the solid and liquid phases are in thermal equilibrium to each other at a solid-liquid interface. For instance, at a sufficiently low temperature when the integrated circuit device is not operated, the solid-liquid soldering metal is solely composed of a solid phase matrix, and as temperature elevates by device operation, a liquid phase component grows in the solid phase matrix. At further higher temperature, a solid phase component 10 is dispersed in a liquid phase matrix 9 as illustrated in FIG. 3. This mechanism releases the soldering metal from a thermal stress, which prevents from disconnection between the electrodes.

Such a process is more particularly described with



reference to FIGS. 4A-4E, where a semiconductor chip 11 has an array of electrodes 12A-12F on the surface. FIG. 4A shows that a metal mask 31 having windows was aligned to the semiconductor chip 11 so as to expose each of aluminium electrodes 12A-12F on the semiconductor chip within each of the windows. As shown in FIG. 4B, the first bumps of 100  $\mu$  m thick indium (In) layer 13A-13F were deposited on the aluminium electrodes through the windows pressing the mask 31 against the surface of the semiconductor chip 11. As shown in FIG. 4C, the In-bumps 13A-13F were exposed by removing the metal mask 31 on which In layer 13 was deposited. FIG. 4D shows that the second bumps of 100  $\mu$  m thick tin (Sn) layer 14A-14F were formed on copper electrodes 15A-15F of a circuit board 16 by depositing tin through a metal mask. The first and second bumps were aligned to each other as shown in FIG. 4D, then kept contact to each other and heated at a connection temperature which was lower than a melting temperature of indium 156.6 °C and higher than an eutectic temperature of In-Sn alloy 117 °C, such as 130 °C, the connection temperature is a processing temperature at which the first and second metal components make an alloy at an interface which provides an electric and mechanical connection, so that a connection part made of an eutectic alloy 17 was formed between the first and second bumps as in FIG. 4E. Since the connection temperature was sufficiently lower than the melting temperature of indium in this process, an molten metal was

so localized to the connection part 17 that the aluminium electrode maintained a wide contact area with the first bump, which resulted in low contact resistance free from the repellency problem. Some of preferred combinations of metals for the first and second bumps, and the connection temperature are shown in Table 1.

Referring to FIGS. 5A-5E, both first electrode pads 19A-19F on a semiconductor chip 11 and the second electrode pads 15A-15F on a ceramic circuit board 16 have an adhesive tendency to molten metal. Each of the first electrode pads 19A-19F was coated by about  $0.3\ \mu\text{m}$  thick film of gold, silver, or nickel. Subsequently, about  $30\ \mu\text{m}$  high soldering metal bumps 18A-18F consisting of indium (In) and 20%(wt) bismuth (Bi), namely In-20%(wt) Bi, were formed on the first electrode pads 19A-19F by depositing the soldering metals through a mask 31 as shown in FIGS. 5A-5C, similarly to FIGS. 4A-4C. As shown in FIGS. 5D-5E, the semiconductor chip 11 was firmly mounted on the ceramic circuit board 16 by melting at a temperature of about  $300^{\circ}\text{C}$  and then solidifying the soldering metal bumps into each connection part 18 which connected each of the first electrode pads 19A-19F with each of the second electrode pads 15A-15F.

The connection part 18 shown in FIG. 5E made of In-20%(wt)Bi soldering metal which was deviated in composition ratio by 14%(wt) on Indium side from the In-Bi eutectic alloy having a composition ratio of In:Bi = 66:34 in weight. Since the eutectic temperature was  $72^{\circ}\text{C}$ , the In-

20%(wt)Bi soldering metal consisted of a solid phase component and a liquid phase component above the eutectic temperature. Therefore, a liquid phase component coexisted with a solid phase component in the connection part 18 between 75°C-85 °C in the overall operating temperature range from 5°C to 85°C of the semiconductor chip. The mechanism that a liquid phase component increases with temperature releases a thermal stress in the connection part 18 caused by difference in thermal coefficient between the semiconductor chip and the circuit board, and furthermore prevents from metal fatigue that would be accumulated in the connection part 18 due to thermal hysteresis. Comparative study of experiments shows that no crack failure was observed in an integrated electronic device according to this embodiment after more than 100 cycles of thermal hysteresis in the operating temperature range from 5°C to 85 °C, while a crack was observed in a solid soldering metal of a prior art after 50 cycles of the same thermal hysteresis in average.

The foregoing connection part having solid-liquid phase coexistence in an operating temperature range can be implemented by a soldering metal alloy of various mixing ratios. A soldering metal alloy of the first type is essentially made of an eutectic alloy but has an additional minor component that is harmless for the soldering metal alloy to have the liquid phase component at an operating temperature of the integrated electronic device. The

666060" 2226660

additional minor component gives the eutectic alloy phase separation in an upper part of the operating temperature range, such as an In-Bi eutectic alloy with a minor component of 2-3%(wt) Pb or Ge. A soldering metal of the second type is a soldering metal alloy which consists of the same metal components as those of an eutectic alloy and that the mixing ratio is slightly deviated from that of the eutectic alloy. Some of the eutectic alloys are a tertiary or four-element alloy such as Sn-Bi-In soldering metal based on an eutectic alloy of Sn:Bi:In=16.5:32.5:51 (wt%) with an eutectic temperature of 60°C, Sn-Pb-Bi-In soldering metal based on an eutectic alloy of Sn:Pb:Bi:In=19:17:53.5:10.5 (wt%) with an eutectic temperature of 60°C, and Sn-Pb-Bi-In soldering metal based on an eutectic alloy of Sn:Pb:Bi:In=13.3:26.7:50:10 (wt%) with an eutectic temperature of 50°C.

Referring to FIGS. 6A-6F, processing steps for fabrication of an integrated electronic device having electric connection made of In-Ga liquid metal between a semiconductor chip and a circuit board are described. Ga-rosin mixture was prepared before fabrication of the liquid In-Ga electric connection, for which Ga was mixed with a flux vehicle at mixing ratio of 9 to 1 in weight. After the Ga mixed flux vehicle was heated at 40 °C to melt Ga in it, it was stirred until fine Ga droplets of about 20-30  $\mu$ m diameter were dispersed homogeneously in the flux vehicle. The flux vehicle was monobutylcarbithol including 60% rosin,

2% thichener, 0.5% activator (hydrochloric diethylamine).

The semiconductor chip 21 shown up-side down in FIG. 6A, has an array of electrodes 22A-22F on a surface of the semiconductor chip. The first metal mask 31 made of covar was pressed tightly to the surface of the semiconductor chip so that an exposed area of the surface was masked. A  $10\text{ }\mu\text{m}$  thick indium (In) film 23 was deposited on the entire surface of the semiconductor chip by evaporation technique.

As shown in FIG. 6B, an array of In-coated electrodes was obtained by removing the first metal mask 31. As shown in FIG. 6C, a  $200\text{--}300\text{ }\mu\text{m}$  thick Ga-rozin mixture 24 was selectively squeezed into each of windows of the second metal mask 32 having a thickness of  $200\text{--}300\text{ }\mu\text{m}$  by a squeezer just as used in a printing technique. After removing the second metal mask 32 left a bump of Ga-rozin mixture 24 on the In-film 23, the semiconductor chip was heated at  $200\text{ }^{\circ}\text{C}$  so that Ga in the Ga-rozin mixture 24 and the underlayered In-film 23 were united to each other by eutectic reaction and vaporizing organic components as shown in FIG. 6D.  $100\text{ }\mu\text{m}$  high In-Ga liquid connections 27A-27F made of an eutectic alloy between Ga and In were formed on each of the array of the electrodes 22A-22F shown in FIG. 6E. The eutectic reaction proceeded at the interface indicated by a dotted line 23 between In and Ga, which prevented the electrodes from repelling the liquid connection. As shown in FIG. 6F, the semiconductor chip 21 having an array of the liquid connections 27A-27F was

mounted on a circuit board 26 having an array of electrodes 25A-25F by flipping the semiconductor chip 21 so that the liquid connection of the semiconductor chip and the electrode on the circuit board was aligned to each other with a certain height by maintaining a certain distance between the semiconductor chip and the circuit board by a spacer 28. The appropriate height of the liquid connection was 100  $\mu$ m. In the foregoing embodiment, the surface of the electrode has such a good adhesive tendency to a liquid connection that the entire surface of the electrode is covered with the liquid metal, which eventually reduces the electric resistance of the connection. Indium of the eutectic alloy is replaceable by tin (Sn), or zinc (Zn).

What is claimed is:

1. A method for fabricating an integrated electronic device having an electric connection between a first electrode of a first substrate and a second electrode of a second substrate comprising the steps of:

forming a first bump made of a first metal component on the first electrode, a surface of the first electrode having repellency against melt of the first metal component;

forming a second bump made of a second metal component on the second electrode opposite to the first bump in a position; and

forming a connection part made of an eutectic alloy consisting of the first metal component and the second metal component between the first bump and the second bump so as to make an electric connection between the first electrode and the second electrode.

2. The method for fabricating an integrated electronic device according to claim 1, wherein a surface of the second electrode has an adhesive tendency to melt of the second metal component.

3. The method for fabricating an integrated electronic device according to claim 2, wherein the connection part is formed by an eutectic reaction between the first metal component and the second metal component below a melting temperature of the first metal component, and the eutectic

reaction ends before the eutectic reaction reaches the surface of the first electrode.

4. The method for fabricating an integrated electronic device according to claim 2, wherein the first electrode is selected from the group consisting of aluminum, chromium, titanium, and an alloy including any of these metals.

5. The method for fabricating an integrated electronic device according to claim 2, wherein the first metal component is tin, and the second metal component is selected from the group consisting of indium, bismuth, lead, and an alloy including any of these metals.

6. The method for fabricating an integrated electronic device according to claim 2, wherein the first metal component is indium, and the second metal component is selected from the group consisting of tin, bismuth, lead, and an alloy including any of these metals.

7. The method for fabricating an integrated electronic device according to claim 2, wherein the first metal component is bismuth, and the second metal component is selected from the group consisting of tin, indium, lead, and an alloy including any of these metals.

8. The method for fabricating an integrated electronic device according to claim 2, wherein the first metal component is lead, and the second metal component is selected from the group consisting of tin, bismuth, lead, and an alloy including any of these metals.

9. A method for fabricating an integrated electronic



device having an electric connection between a first electrode of a first substrate and a second electrode of a second substrate comprising the steps of:

forming a first bump made of a first metal component on the first electrode, a surface of the first electrode having repellency against melt of the first metal component;

forming a second bump made of a second metal component on the second electrode, the second bump being opposite to the first bump in a position, a surface of the second electrode having an adhesive tendency to melt of the second metal component, and the second metal component having a melting temperature lower than a melting temperature of the first metal component; and

forming a connection part between the first bump and the second bump by melting the second bump at a temperature lower than the melting temperature of the first metal component and then solidifying the second bump so as to make the electric connection between the first electrode and the second electrode.

10. An integrated electronic device having an electric connection between a first electrode on a first substrate and a second electrode on a second substrate comprising:

a first bump made of a first metal component formed on the first electrode;

a second bump made of a second metal component formed on the second electrode opposite to the first bump in a

position; and

a connection part made of an eutectic alloy consisting of the first metal component and the second metal component formed between the first bump and the second bump so as to make an electric connection between the first electrode and the second electrode.

11. An integrated electronic device having an electric connection connecting a first electrode on a first substrate with a second electrode on a second substrate comprising:

a first bump made of a first metal component formed on the first electrode;

a second bump made of a second metal component formed on the second electrode, the second metal component having a melting temperature lower than a melting temperature of the first metal component; and

a connection part formed between the first bump and the second bump which makes the electric connection between the first electrode and the second electrode.

12. The integrated electronic device according to claim 10, or 11, wherein a surface of the first electrode has repellency against molten metal including the first metal component and a surface of the second electrode having an adhesive tendency to molten metal including the second metal component,

13. An integrated electronic device comprising:

a first substrate having a first electrode formed on a first surface of the first substrate;

146060" 222550

a second substrate having a second electrode formed on a second surface of the second substrate, the second surface opposing to the first surface so that the second electrode is aligned to the first electrode; and

an electric connection connecting the first electrode with the second electrode, the electric connection consisting of a solid phase component and a liquid phase component simultaneously at an operating temperature.

14. The integrated electronic device according to claim 13, wherein the electric connection essentially consists of metal components same as metal components of an eutectic alloy, an eutectic temperature of which is lower than the operating temperature, a mixing ratio of the metal components for the electric connection is deviated from a mixing ratio of the metal components for the eutectic alloy.

15. The integrated electronic device according to claim 14, wherein the metal components for the electric connection is selected from the group consisting of a binary alloy consisting of indium and bismuth, a ternary alloy consisting of indium, bismuth, and tin, and a four-element alloy consisting of indium, bismuth, tin, and lead.

16. The integrated electronic device according to claim 15, wherein indium is replaced by cadmium.

17. A method for fabricating an integrated electronic device having an electric connection connecting a first electrode of a first substrate with a second electrode of a

second substrate, both surfaces of the first and second electrodes having an adhesive tendency to molten metal, the method comprising the steps of:

forming a metal bump on the surface of the first electrode, the metal bump being made of a soldering metal alloy consisting of a solid phase component and a liquid phase component at an operating temperature; and

forming an electric connection between the first electrode and the second electrode by heating the soldering metal alloy so as to adhere to the surface of the second electrode.

18. A method for fabricating an integrated electronic device according to claim 17, wherein the soldering metal alloy consists of metal components same as metal components of an eutectic alloy and that a mixing ratio of the soldering metal alloy is deviated from a mixing ratio of the eutectic alloy, and an eutectic temperature of the eutectic alloy is lower than an operating temperature of the integrated electronic device.

19. A method for fabricating an integrated electronic device according to claim 18, wherein the soldering metal alloy is selected from the group consisting of a binary alloy of In-Bi, a tertiary alloy of Sn-Bi-In and four-element alloy of Sn-Pb-Bi-In.

20. A method for fabricating an integrated electronic device according to claim 19, wherein indium is replaced by cadmium.

21. A method for fabricating an integrated electronic device according to claim 19, wherein the soldering metal alloy of the electric connection is comprised of additional minor components that are harmless for the soldering metal alloy to have the liquid phase component at an operating temperature of the integrated electronic device.

22. A method for fabricating an integrated electronic device having an electric connection between a first electrode of a first substrate and a second electrode of a second substrate comprising the steps of:

forming a first metal layer on a surface of a first electrode on a first substrate, the first metal layer capable of composing an eutectic alloy with gallium (Ga);

forming a bump of Ga-rosin mixture on the first metal layer selectively ; and

forming the electric connection between the first electrode and the second electrode by heating the bump of Ga-rosin mixture maintaining the bump of the Ga-rosin mixture in contact with the second electrode to react gallium in the Ga-rosin mixture with the first metal layer into the alloy capable to adhere to the first and second electrodes.

23 A method for fabricating an integrated electronic device according to claim 21, wherein the first metal layer is selected from the group consisting of tin, indium, silver, and zinc.

23. A method for fabricating an integrated electronic

device according to claim 1, 9, 17, and 21, wherein the first substrate is a semiconductor chip and the second substrate is a circuit board.

655050 "22/25550

## ABSTRACT OF THE INVENTION

1666050 "2225550"

An integrated electronic device having an electric connection between a first electrode of a semiconductor chip and a second electrode of a circuit board. One embodiment according to the present invention is a method for fabricating an integrated electronic device having an electric connection between a first electrode of a semiconductor chip and a second electrode of a circuit board, both surfaces of the first and second electrodes having an adhesive tendency to molten metal, the method comprising the steps of forming a metal bump on the first electrode, the metal bump being made of a soldering metal alloy consisting of a solid phase component and a liquid phase component at an operating temperature; and forming an electric connection between the first electrode and the second electrode by heating the soldering metal alloy so as to adhere to the surface of the second electrode.




FIG. 1A




FIG. 2A




FIG. 2B




FIG. 1B




FIG. 3



FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D




FIG. 6E







FIG. 6F




**FIG. 7**  
PRIOR ART



**FIG. 8A**  
PRIOR ART



**FIG. 8B**  
PRIOR ART



**FIG.9**

FIRST BUMP	SECOND BUMP	CONNECTION TEMPERATURE
Sn	In	130°C
Sn	Bi	170°C
Sn	Pb	210°C
In	Sn	130°C
In	Bi	100°C
Bi	Sn	170°C
Bi	In	100°C
Pb	Sn	210°C

**TABLE I**

# Declaration For U.S. Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled  
(Insert Title) INTEGRATED ELECTRONIC DEVICE HAVING FLIP-CHIP CONNECTION WITH CIRCUIT BOARD AND  
FABRICATION METHOD THEREOF  
the specification of which

(Check one of blocks 1, 2, or 3. See note A on back of this page)

1. ☒ is attached hereto.
2. ☐ was filed on \_\_\_\_\_ as  
International PCT Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_  
(if applicable)
3. ☐ was filed on \_\_\_\_\_ as  
U.S. Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application for which priority is claimed:

				Priority Claimed
(List prior foreign applications. See note B on back of this page)  (See note C on back of this page)	<u>6-168385</u> (Number)	<u>Japan</u> (Country)	<u>20/July/1994</u> (Day/Month/Year Filed)	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No
	_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes <input type="checkbox"/> No
	_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes <input type="checkbox"/> No
	_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes <input type="checkbox"/> No

☐ See attached list for additional prior foreign applications

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(List Prior U.S. Applications)	(Application Serial Number)	(Filing Date)	(Status) (patented, pending, abandoned)
	_____ (Application Serial Number)	_____ (Filing Date)	_____ (Status) (patented, pending, abandoned)

And I hereby appoint as principal Attorneys James E. Armstrong, III, Reg. No. 18,366; William F. Westerman, Reg. No. 29,988; Ken-Ichi Hattori, Reg. No. 32,861; John R. Pegan, Reg. No. 18,069; William G. Kratz, Jr., Reg. No. 22,631; Le-Nhung McLeland, Reg. No. 31,541; James P. Welch, Reg. No. 17,379; Ronald F. Naughton, Reg. No. 24,616; Albert Tockman, Reg. No. 19,722; J. Herbert O'Toole, Reg. No. 31,404; Mel R. Quintos, Reg. No. 31,898; Michael J. Foycik, Jr., Reg. No. 30,928; Mary E. Gormley, Reg. No. 34,409; James C. Lydon, Reg. No. 30,082; Vivian P. Kafalenos, Reg. No. 32,903; Donald W. Hanson, Reg. No. 27,133; Stephen G. Adrian, Reg. No. 32,878; Gregory R. Muir, Reg. No. 35,293; William L. Brooks, Reg. No. 34,129; Joseph J. Zito, Reg. No. 32,076; Stephen B. Parker, Reg. No. P-36,631.

Please direct all communications to the following address:

ARMSTRONG, WESTERMAN, HATTORI,  
MCLELAND & NAUGHTON  
1725 K Street, N.W., Suite 1000  
Washington, D.C. 20006  
(202) 659-2930 Fax: (202) 887-0357

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, the United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(See note D on back of this page)

Full name of sole or first inventor Toshiya Akamatsu  
Inventor's signature Toshiya Akamatsu July 14, 1995  
Residence Kawasaki-shi, Kanagawa, Japan Date  
Citizenship Japan  
Post Office Address c/o FUJITSU LIMITED, 1015, Kamikodanaka, Nakahara-ku, Kawasaki-shi,  
Kanagawa, 211 Japan

Full name of second joint inventor, if any Kazuaki Karasawa  
Inventor's signature ~~Karasawa~~ Kazuaki Karasawa July 14, 1995  
Residence Kawasaki-shi, Kanagawa, Japan  
Citizenship Japan  
Post Office Address c/o FUJITSU LIMITED, 1015, Kamikodanaka, Nakahara-ku, Kawasaki-shi,  
Kanagawa, 211 Japan

Full name of third joint inventor, if any Teru Nakanishi  
Inventor's signature Teru Nakanishi July 14, 1995  
Residence Kawasaki-shi, Kanagawa, Japan  
Citizenship Japan  
Post Office Address c/o FUJITSU LIMITED, 1015, Kamikodanaka, Nakahara-ku, Kawasaki-shi,  
Kanagawa, 211 Japan

Full name of fourth joint inventor, if any Kozo Shimizu  
Inventor's signature Kozo Shimizu July 14, 1995  
Residence Kawasaki-shi, Kanagawa, Japan  
Citizenship Japan  
Post Office Address c/o FUJITSU LIMITED, 1015, Kamikodanaka, Nakahara-ku, Kawasaki-shi,  
Kanagawa, 211 Japan

Full name of fifth joint inventor, if any \_\_\_\_\_  
Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_  
Residence \_\_\_\_\_  
Citizenship \_\_\_\_\_  
Post Office Address \_\_\_\_\_

Full name of sixth joint inventor, if any \_\_\_\_\_  
Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_  
Residence \_\_\_\_\_  
Citizenship \_\_\_\_\_  
Post Office Address \_\_\_\_\_

Full name of seventh joint inventor, if any \_\_\_\_\_  
Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_  
Residence \_\_\_\_\_  
Citizenship \_\_\_\_\_  
Post Office Address \_\_\_\_\_

Full name of eighth joint inventor, if any \_\_\_\_\_  
Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_  
Residence \_\_\_\_\_  
Citizenship \_\_\_\_\_  
Post Office Address \_\_\_\_\_